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Si-based resonant bipolar transistors are demonstrated by the monolithic vertical integration of
Si-based resonant interband tunnel diodes atop the emitter of Si/SiGe heterojunction bipolar
transistors~HBTs!on a silicon substrate. In the common emitter configuration,I C versusVCE shows
negative differential resistance characteristics. The resulting characteristics are adjustable
peak-to-valley current ratios, including infinite and negative values, and tailorable peak current
densities by the control of the HBT base current under room temperature operation. With the
integrated RITD-HBT combination, latching properties which are the key operating principle for
high-speed mixed-signal, memory, and logic circuitry, are experimentally demonstrated. ©2004
American Institute of Physics.@DOI: 10.1063/1.1690109#
Circuitry using negative differential resistance~NDR!
devices is of a great interest for future memory and logic
circuit applications.1,2 The inherent foldedI –V characteristic
of NDR devices can provide multiple stable states that re-
duce device count and circuit complexity with increased
functionality per device and lower power consumption for
switching and multistate memory circuit applications. Fur-
thermore, since the tunneling phenomenon is a majority car-
rier effect, the speed of circuits using NDR devices can be
much faster. In particular, the integration of a tunnel diode
with heterojunction bipolar transistors~HBTs! enables the
NDR device to be used for high-speed highly functional
monolithic microwave integrated circuits, such as voltage
controlled oscillators and analog-to-digital converters.3,4
These types of hybrid circuits have already been demon-
strated in many III-V compound semiconductor material sys-
tems mostly by the integration of unipolar resonant tunnel
diodes with HBT2,5 or high electron mobility transistors.1,2
However, despite the better performance of III-V-based NDR
devices stemming from the different material properties,
such technology will never reach mainstream complemen-
tary metal-oxide-semiconductor~CMOS!or SiGe HBT tech-
nology, unless a suitable Si-based NDR device and integra-
tion technology compatible with existing Si-based CMOS or
HBT devices is available. Successful demonstration on a Si
platform could reduce device count and augment the goals
articulated on the International Technology Roadmap for
Semiconductors~ITRS!.
This Si integration was made possible by the advent of
Si-based resonant interband tunnel diodes~RITDs!.6–8 In this
letter, we report a three-terminal Si-based NDR device by
epitaxially growing an RITD atop the emitter~E! of a Si/
SiGe HBT on a silicon substrate. The integrated RITD-HBT
combination enables the peak-to-valley current ratio~PVCR!
to be continuously adjusted from infinite to zero or even to
negative values. The peak current density~PCD!can also be
scaled by the base~B! current. The exact control of PVCR
and PCD are very important to overcome current mismatches
in bistable logic functioning circuitry.
The integration of the Si-based RITD-HBT consists of
an n-on-p RITD, a p-on-n backward diode and an–p–n
SiGe HBT. The structure, as shown in Fig. 1~a!, is designed
such that the RITD is placed atop the emitter of the HBT.
The growth of the RITD-HBT composite structure was
carried out by two successive epitaxial growth techniques.
For the n–p–n HBT,9 the sub-collector and collector~C!
were grown by metalorganic chemical vapor deposition
~CVD! on a 4 in.p-type silicon substrate with a resistivity
over 2000V cm. Phosphorus was used as the dopant for the
450 nmn1 subcollector (2.531019 cm23) and 1.85mm n2
collector (1.531017 cm23) growth.
The remaining HBT base, emitter, connecting backward
diode, and RITD were grown by a molecular-beam epitaxy
~MBE! system using elemental Si and Ge sources heated by
electron beams. In the SiGe base region, pseudomorphically
grown atop the CVD-grown collector, the Ge profile was
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graded to have 30% Ge at the base/collector junction and
10% at the emitter/base junction. In order to minimize boron
dopant outdiffusion due to the high doping concentration in
the base region, the 35 nm boron-dopedp1 SiGe base layer
(1.031019 cm23) was sandwiched between two 15 nm un-
doped SiGe layers. Finally, a 75 nmn1 Si emitter layer
(1.031018 cm23) was grown on top to complete the HBT
structure.
Following then–p–n HBT growth, ap-on-n backward
diode consisting of a 50 nm phosphorus-dopedn1 Si layer
(5.031019 cm23) and a 48 nm boron-dopedp1 Si layer
(5.031019 cm23) was inserted as transition layers to over-
come a polarity mismatch between the RITD and HBT.
Next, a SiGe RITD was grown atop thep-on-n back-
ward diode. The basic structure of this RITD consisted of
two d-doped layers (1.031014 cm22) to create defined quan-
tum wells and spacer layers~2 nm of undoped Si and 4 nm of
undoped Si0.6Ge0.4) for the intrinsic tunnel barrier. Details on
RITD growth and discrete results are reported else-
where.6,8,10 Finally, a post-growth rapid thermal annealing
treatment at 800 °C for 1 min was performedx situafter the
completion of the RITD-HBT growth to reduce point defects
created during the low-temperature MBE process.11 The pro-
cessed RITD-HBTs have a double-mesa structure obtained
using conventional photolithography and a self-aligned pro-
cess.
The corresponding energy band diagram of the RITD-
HBT structure is shown in Fig. 1~b! generated from a semi-
classical Thomas–Fermi charge calculation with the inset
showing the RITD portion.
Figure 2 shows the base/emitterI –V characteristics of
an RITD-HBT measured at room temperature with the col-
lector open. Shown in the inset of Fig. 2 are theI –V char-
acteristics of a representative discrete RITD having the same
structure as utilized in this RITD-HBT tandem. Unlike the
discrete RITD showing an NDR region at around 0.4 V, the
base/emitterI –V curves shows an NDR region at around 1.9
V. This shift is due to the voltage drop across the base-
emitter junction of the HBT and the backward diode.
Figure 3 shows the common emitterI –V characteristics
of the three-terminal NDR device with 0.5 mA base current
steps, measured at room temperature. Under the common
emitter configuration, for the forward active region operation
through the saturation region, the RITD is forward biased.
With a small base bias current, the amount of emitter/base
forward bias is also small, and it is well below the critical
peak voltage point for tunneling to occur in the RITD. As the
base bias current initially increases, the emitter/base forward
FIG. 1. Schematic diagram of the SiGe RITD with SiGe HBT composite
RBT structure and its calculated band diagram.
FIG. 2. Measured base/emitterI –V characteristics of the RITD-HBT with
the collector open at room temperature. Inset showsI –V characteristics of a
representative discrete RITD.
FIG. 3. Measured common emitterI –V characteristics showing the NDR
region demonstrate PVCR and PCD can be controlled by the base current.
These curves also indicate infinite or even negative PVCR can be realized.
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bias, including the RITD and backward diode, also increases,
but the HBT operates conventionally. However, at a critical
amount of base bias current, the forward bias forces the se-
rial connection of the RITD, backward diode, and emitter/
base forward bias into the tunneling region of the RITD as
the energy states in the RITD cross to satisfy the condition
for tunneling, as shown in Fig. 3. As the bias increases fur-
ther, the bands uncross and NDR behavior is observed.
The observed behavior occurs since electron injection
into the base becomes suppressed from the emitter/base junc-
tion because the forward-biased RITD is operating in the
NDR region and effectively blocks electron flow. At this mo-
ment, unlike a normal bipolar transistor, the number of elec-
trons injected from the emitter is reduced due to the NDR
characteristic of the RITD acting as a current limiter. Conse-
quently, the collector current traces out the NDR character-
istics of an RITD as the NDR behavior modulates the emitter
current.
Figure 3 illustrates that negative values for the collector
current can be obtained. This is expected when the injected
emitter current drops below the base current, becauseI C
5I E– I B . Physically, what occurs internally in the HBT is
that the net buildup of positive charge in the base region
stemming from the sudden decrease of electron injection by
the RITD current limiter results in a sudden forward bias
increase across both the emitter/base and base/collector junc-
tions. When this occurs, the surplus holes from the base bias
current no longer participate in recombination with electrons
because the number of electrons is deficient in the base, but
some surplus holes flow instead into the collector region.
When these surplus holes transit the forward-biased base/
collector junction, the net collector current is effectively re-
duced. Negative collector current is observed when the num-
ber of holes flowing in the collector is larger than the number
of electrons flowing into the collector. It is the injected base
holes which transit the forward biased base/collector junction
that results in a large or even infinite PVCR, shown in Fig. 3.
Clearly, not only the PVCR, but also the PCD, is adjustable
by the base bias current, as shown in Fig. 3.
The fabricated RITD-HBT can readily function as a
latching circuit element. For smallI B values between the
peak and valley current positions of the RITD, the integrated
RITD-HBT acts as a latch with two stable operating points
B8 and C8 for a fixedVCE , as shown in the inset of Fig. 4.
The voltageVBE can then be used as a logic level since
VBE5VRITD1VBE8 , where VBE8 is the voltage across the
base/emitter diode which is fixed. Starting with a lowI B
level, at point A of the inset of Fig. 4, switching is performed
by increasingI B until I E is equal to the RITD peak current
~point B of the inset of Fig. 4!. The operating point then
jumps to C, and the return path goes through point D and
back to A. Switching operation is experimentally demon-
strated in Fig. 4 for a fixedVCE . It should be noted that the
I –V characteristics shown in this study were all measured at
room temperature and they were repeatable and stable.
In conclusion, a vertical monolithic integration of a Si-
based RITD atop a SiGe HBT was demonstrated in this
study. The resulting devices have the distinguishing charac-
teristics of infinite, negative, and adjustable PVCR with ad-
justable PCD by the control of the HBT base current. This
study has also analyzed its operation as a latching element
and demonstrated its switching operation experimentally.
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FIG. 4. MeasuredI B–VBE characteristics demonstrating switching opera-
tion in which VCE is fixed at 3.5 V andI B is swept in dual mode. Inset is a
load line analysis forVBE switching.
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